全部分类
传感器,变送器
传感器,变送器
集成电路(IC)
集成电路(IC)
连接器,互连器件
连接器,互连器件
首页设计与方案SN74LVC74APWRG4_TI(德州仪器)中文资料_英文资料_价格_PDF手册
SN74LVC74APWRG4_TI(德州仪器)中文资料_英文资料_价格_PDF手册
2024-09-05 18:16:07
阅读量:10

SN74LVC74APWRG4 具有清零和预置端的双路正边沿触发式 D 型触发器

 

1 Features

 

• Operate From 1.65 V to 3.6 V

• Inputs Accept Voltages to 5.5 V

• Maximum tpd of 5.2 ns at 3.3 V

• Typical VOLP (Output Ground Bounce) 2 V at VCC = 3.3 V, TA = 25°C

• Latch-Up Performance Exceeds 250 mA Per JESD 17

• ESDProtection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 1000-V Charged-Device Model (C101)

 

 

2 Applications

 

• Servers

• Medical, Healthcare, and Fitness

• Telecom Infrastructures

• TVs, Set-Top Boxes, and Audio

• Test and Measurement

• Industrial Transport

• Wireless Infrastructure

• Enterprise Switching

• Motor Drives

• Factory Automation and Control

 

 

3 Description

 

The SNx4LVC74A devices integrate two positive edge triggered D-type flip-flops in one convenient device.

 

The SN54LVC74A is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVC74A is designed for 1.65-V to 3.6-V VCC operation.

 

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

 

The data I/Os and control inputs are overvoltage tolerant. This feature allows the use of these devices for down-translation in a mixed-voltage environment.


SN74LVC74APWRG4 具有清零和预置端的双路正边沿触发式 D 型触发器